Bachelor Of Science (B.Sc.-III) Fifth Semester

B.Sc. 3516 - Electronics Paper-I (Compulsory) (Microprocessor, Interfacing & PPI Devices)

P. Pages: 1 GUG/W/18/1306 Time: Three Hours Max. Marks: 50 All questions are compulsory and carry equal marks. Notes: 1. Draw neat and labelled diagram wherever necessary. 2. EITHER:-1. Draw a block diagram of 8085 microprocessor. 5+5 a) Explain the function of following flags:-Carry status (CS) i) ii) Auxiliary carry (AC) iii) Zero flag (Z) iv) Parity flag (P) v) Sing flag (S) OR Explain the following 5+5 b) **Fetch Operation** ii) **Execution Operation** EITHER:-2. What is an addressing mode? Explain register indirect and implicit addressing mode with 6+4 a) suitable examples. Explain the meaning of any two following instructions. SBBr ADDc iii) ADI data i) ii) 5+5 b) State various groups of instruction set in $8085 \,\mu_p$ with one example of each. Write an ALP to perform addition of three 8-bit numbers stored in memory location 6500H, 6501H, 6502H. 3. EITHER:-What is interfacting? Explain the needs of interfacing. 4+6 a) **Explain** Memory mapped I/O scheme ii) I/O mapped I/O scheme. 5+5 b) Explain programmed data transfer scheme in 8085 μ_p . Explain burst mode and cycle staling in DMA data transfer scheme. 4. EITHER:-Draw the block diagram of 8255 PPI. 4+6 a) Explain any two operating modes of 8255 PPI. OR What is DMA controller? Explain schematic diagram of programmable DMA controller 2+8 b) 8257. 5. a) Explain timing and control unit in 8085 μ_p . $2^{1/2}$ Write a programme in ALP to find 1's complement of 8 bit data. $2^{1/2}$ b) Explain interrupt driven data transfer scheme. $2^{1/2}$ c) Draw schematic diagram of Programmable Interval times 8253. $2^{1/2}$ d)
