## B.E. Electronics & Telecommunication / Communication Engineering (CBCS Pattern)

## Third Semester

## **3BEET02 - Digital Electronics**

P. Pages: 2 Time: Three Hours			* 3 5 8	<b>     </b>	<b> </b>	GUG/W/18/11497  Max. Marks: 80  eat sketches.		
	Note		<ol> <li>All questions carry equal marks.</li> <li>Illustrate your answers wherever necessary with the help of necessary.</li> </ol>					
1.	a)	Do	as directed.				8	
		i)	$(121.21)_{10} = ($	)8				
		ii)	$(345.345)_{10} = ($	)16				
		iii)	$(6021.15)_{16} = ($	)10				
		iv)	$(505.16)_{16} = ($	)8				
	b)	Sta	te and prove DeMorg	an's theorem for 3	var	iables.	4	
	c)		nplify using k map : ABC + ABCD + ABC	ĒŪ+AB			4	
					OI	₹		
2.	a)	Minimize using k maps. $f(A, B, C, D) = \sum m (0, 2, 3, 5, 7, 8, 9, 10, 11, 13, 15)$ $f(A, B, C, D) = \prod M (3, 5, 7, 9, 11, 15) + d(0, 13, 14)$						
	b)	Minimize using Quine McCluskey method. $f = \sum (1, 2, 3, 6, 7, 8, 10, 11, 12, 14, 17, 18, 20, 21, 22, 24, 28)$						
3.	a)	Draw & explain TTL Nand gate.						
	b)	Exp	plain the salient featur	es of TTL.			8	
					OI	R		
4.	a)	Exp	plain the following ter	m.			8	
		i)	Fan in	ii)	)	Fan out		
		iii)	Propagation delay	iv	·)	Power dissipation		
	b)	Imp	olement Nand & NOR	gates using CMC	S.		8	

<b>5.</b>	a)	Design a even parity generator and checker.				
	b)	Design a 4 bit digital comparator.	8			
		OR				
6.	a)	Design a 16 to 1 multiplexer using 5 4 to 1 multiplexer.				
	b)	Design a priority encoder with D3 having the highest priority followed by D2, D0, D1.				
7.	a)	Explain the operation of SIPO shift register.				
	b)	Convert a SR flip flop to a JK flip flop.	8			
		OR				
8.	a)	Design a synchronous decade counter using D flip flops.				
	b)	Design a counter that is Lockfree and steers through the states S0, S2, S4, S6, S7. Use JK flip flop.				
9.	a)	Explain in brief SRAM, ROM, EPROM and flash memory.				
	b)	Explain PLA with suitable example.  OR	8			
10.		Write notes on any two.				
		a) ADC				
		b) DAC				
		c) Sample and hold circuit.				

\*\*\*\*\*\*