M. Tech (with Credits)-Regular-Semester 2012 Computer Science and Engineering Sem III

CSE 1104 - Self Study-I

Time: Three Hours

Max. Marks: 70

GUG/W/16/3825

Notes: 1. All questions carry equal marks. Illustrate your answers wherever necessary with the help of neat sketches. 2. 3. Due credit will be given to neatness and adequate dimensions. Assume suitable data wherever necessary. 4. 7 Discuss in brief a statically scheduled superscalar MIPS processor. 1. a) b) Explain control dependences. 7 Explain cache coherence problem. 5 2. a) Draw block diagram of sony playstation 2 and explain working of emotion engine in it. 9 b) Also explain two modes of emotion engine organization. Explain the four general techniques of cache hit time reduction. 14 3. 4. a) Does average memory access time due to cache misses predicts processor performance? 7 Justify your answer by giving an example. b) Explain segmented virtual memory protection in intel Pentium. 7 How Co-ordination is maintained in large distributed systems? Explain in brief. 5. 8 a) Discuss issues in multiprocessor operating system. b) 6 What is object oriented software architecture? Explain in brief. 5 6. a) Sketch and explain the suitable architectural pattern for airline reservation system. b) 9 7. a) Explain in brief analysis model and design model. 8 What should be contents of good architectural model? b) 6 Discuss limitations of ILP. 8. a) 6 b) Explain spin lock & steep lock in multiprocessor system. 8

P. Pages: 1