

Duration: 3hrs

[Max Marks:80]

**N.B. : (1) Question No 1 is Compulsory.****(2) Attempt any three questions out of the remaining five.****(3) All questions carry equal marks.****(4) Assume suitable data, if required and state it clearly.**

- 1 Attempt any FOUR [20]
  - a 1-bit 5 stage shift register
  - b Explain the working of floating gate transistor in Flash memory.
  - c For enhancement type NMOS transistor threshold voltage  $V_T=0.7V$ ,  $\mu_n C_{ox} = 40 \mu A/V^2$ ,  $W = 30\mu m$ ,  $L = 10 \mu m$ . Calculate  $I_D$  if for  $V_{GS} = 2$ ,  $V_{DS} = 2V$
  - d Explain clock distribution in VLSI design.
  - e Draw HLSM of soda dispenser machine
- 2 a Consider a CMOS inverter with following parameters: [10]
 

|      |                   |                               |                |
|------|-------------------|-------------------------------|----------------|
| nMOS | $V_{TN} = 0.6 V$  | $\mu_n C_{ox} = 60 \mu A/V^2$ | $(W/L)_n = 8$  |
| pMOS | $V_{Tp} = -0.7 V$ | $\mu_p C_{ox} = 25 \mu A/V^2$ | $(W/L)_p = 12$ |

Calculate the  $V_{IL}$  and  $V_{TH}$ . The power supply voltage is  $V_{DD} = 3.3 V$ .

  - b Explain pWell fabrication process with neat diagrams. [10]
- 3 a Realize SR flip flop using CMOS logic and draw its layout. [10]
  - b Explain 6T SRAM with its read and write operation. [10]
- 4 a Realize the expression  $Y=A(B+C) D$  using the following logic style. [10]
  1. CMOS logic
  2. Pseudo NMOS
  3. Dynamic Logic
  4. Domino Logic
  - b Implement the following [10]
    1. 3x3 Array multiplier
    2. 4:1 mux using TG
- 5 a Implement the following [10]
  1. 4 bit carry lookahead adder carry using dynamic logic
  2. 8-bit carry bypass adder

- b Draw 4 \*4 bit NAND based array and NOR based array to store the following data [10]  
in respective memory locations.

| Memory address | Data |
|----------------|------|
| 1000           | 0101 |
| 0100           | 1101 |
| 0010           | 0010 |
| 0001           | 1011 |

- 6 a Design a 'serial FIR filter' using the RTL design process. Draw HLSM,FSM, [10]  
interface and Datapath

- b Realize the expression  $Y = A + BC(D+E) + F$  using CMOS logic. Find equivalent [10]

CMOS inverter for simultaneously switching of all input. Assume  $\left(\frac{w}{L}\right)p = 15$ ,

$$\left(\frac{w}{L}\right)n = 10$$

\*\*\*\*\*