

(3 Hours)

(Total Marks : 80)


Please check whether you have got the right question paper.

- N.B.: 1) Question No. 1 is compulsory.
 2) Solve any three questions from the remaining five questions.
 3) Figures to the right indicate full marks.
 4) Assume suitable data if necessary and mention the same in answer sheet.

1. Attempt any Four questions :


(20)

- Explain Various types of Resistors.
- Give the equation for the current in semiconductor diode. With the help of this equation explain in detail the V-I characteristics of a semiconductor diode.
- Explain Zener as a Voltage regulator.
- Find Values for R_B and R_C :




- Compare BJT CE Amplifier and JFET CS Amplifier.
 - Draw and explain high frequency model of BJT for CE configuration.
2. Design a single stage CE amplifier suitable for low frequencies up to 10Hz to give voltage gain A_v 70 and the output voltage of 4.5 Volts; employing transistor type BC147A. Calculate the expected A_v and maximum output voltage with negligible distortion that can be obtained from the designed circuit. Also, calculate the input resistance of the amplifier. Specify clearly the supply voltage V_{CC} for the designed circuit. (20)
3. a) A dc voltage of 350 Volts with peak ripple voltage not exceeding 5 Volts is required to supply a 500 Ω load. Determine following if inductor filter and full wave rectifier is used (10)
- Inductance required
 - Input voltage required.
- b) Explain and derive the expression for ripple factor for capacitor filter with full wave rectifier. (10)

4. a) For the circuit shown below determine I_{DQ} and verify if the FET will operate in pinch off region : (10)



- b) State and explain Miller theorem. (10)
5. a) Determine Z_i , Z_o and A_v for the circuit shown below : (10)



- b) Draw small Signal hybrid parameter equivalent circuit for CE amplifier and define the same. What are the advantages of h-parameters? (10)

6 Write short note on : (20)

- Hybrid Parameter
- Regions of operation of FET
- Stability factor of biasing circuits
- DC load line concept in BJT. Why Q point should be at the middle of load line and fixed?

Transistor type	P _{max} @ 25°C Watts	I _{cm} @ 25°C Amps	V _{CE} volts	V _{CE} volts	V _{CE} (S _{sat}) volts d.c.	V _{CE} (S _{sat}) volts d.c.	V _{CE} (S _{sat}) volts d.c.	V _{CE} volts	T _j max °C	D.C.		Signal		h _{FE} max.	V _{BE} max.	θ _{JA} °C/W	Derate above 25°C W/°C	
										min	typ.	max.	min					typ.
2N 3055	115.5	15.0	1.1	100	60	70	90	7	200	20	70	15	50	120	1.8	1.5	0.7	
ECN 055	50.0	5.0	1.0	60	50	55	60	5	200	25	100	25	75	125	1.5	3.5	0.4	
ECN 149	30.0	4.0	1.0	50	40	—	—	8	150	30	110	33	60	115	1.2	4.0	0.3	
ECN 100	5.0	0.7	0.6	70	60	65	—	6	200	50	280	50	90	280	0.9	35	0.05	
BC147A	0.25	0.1	0.5	30	45	50	—	6	125	115	220	125	220	200	0.9	—	—	
2N 525(PNP)	0.225	0.5	0.5	85	30	—	—	—	100	35	65	—	45	—	—	—	—	
BC147B	0.25	0.1	0.5	50	45	50	—	6	125	200	450	240	330	500	0.9	—	—	

Transistor type	h _{ie}	h _{oe}	h _{re}	g _{fs}
BC 147A	2.7 K Ω	18 μ Ω	1.5×10^{-4}	0.4°C/mW
2N 525 (PRP)	1.4 K Ω	25 μ Ω	1.2×10^{-4}	—
BC 147B	4.5 K Ω	30 μ Ω	2×10^{-4}	0.4°C/mW
BCN 100	500 Ω	—	—	—
BCN 149	250 Ω	—	—	—
BCN 055	100 Ω	—	—	—
2N 3055	25 Ω	—	—	—

BFW 11 JFET MUTUAL CHARACTERISTICS

[illegible]

N-Channel JFET

Type	V_{GS} max. Volts	V_{GS} max. Volts	V_{GS} max. Volts	P_d max. @25°C	T_j max.	I_{RSS}	τ_{sw} (typical)	$-V_P$ Volts	r_d	Derate above 25°C	θ_{JA}
2A73822	50	50	50	300 mW	175°C	2 mA	3000 μ s	6	50 k Ω	2 mW/°C	0.59°C/mW
2A7W 11 (typical)	30	30	30	300 mW	200°C	7 mA	5600 μ s	2.5	50 k Ω	—	0.59°C/mW