
Time: 3 Hours Max Marks: 80

5

- N.B. 1) Question No.1 is compulsory
  - 2) Solve any three questions from the remaining questions.
  - 3) Assume suitable data if necessary.
  - 1 Solve the following.
    - (a) Analyze following circuit to get voltage gain equation if M2 is twice wide as that of M1 and Vin1=Vin2



- (b) Explain the concept of switched capacitor circuit 5
- (c) Compare performance of various op-amp topologies 5
- (d) Explain System on Chip and System in Package.
- 2 (a) Design two stage operational amplifiers that meet the following specifications 20 with a phase margin of 60. Assume the channel length is to be 1 $\mu$ m, KN'=100 $\mu$ A/V2, KP'= 20 $\mu$ A/V2, VTN = |VTP| = 0.5V,  $\lambda_N$  = 0.06V-1, and  $\lambda_P$  = 0.08V-1 Av>5000v/v,Vdd=2.5V,Vss= -2.5v ,GBW=5MHz , C<sub>L</sub>=10pf , SR>10v/ $\mu$ sec, Vout range=+/- 2V, ICMR=-1 to 2V,  $\mu_{diss} \leq 2$  mw.
- 3 (a) Derive expression for voltage gain AV and output resistance Ro of source 10 follower stage.
  - (b) Compare full custom and semi-custom design in terms of its trade-off and 5 applications.
  - (c) Explain Non-ideal effects in PLL. 5
- 4 (a) Derive equation of differential gain, common mode gain and CMRR of 10 differential amplifier.
  - (b) Explain White & Flicker noise in MOSFET. Derive equation for output and 10 input referred noise voltage of CS stage
- 5 (a) Draw and explain AMS design flow.
  - (b) Draw and explain discrete time integrator along with the output waveform. 10

57935 Page **1** of **2** 

## Paper / Subject Code: 53001 / CMOS VLSI Design

6		Write short note on any four
	(a)	Band Gap references
	(b)	Cascode current mirror circuit.
	(c)	Advantage and disadvantages of DLL
	(d)	Stability and frequency compensation of two stage Opamp
	(e)	Performance parameters of VCO

\*\*\*\*\*\*\*

57935 Page **2** of **2**