T	ime: 3 Hours	Max Marks: 80	
N.B: 1) Question no. 1 is comp	ulsory.	7. 4. 6. 2. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3.	
2) Attempt any three out of	f the remaining five questions	\$ 6 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	933
3) Use suitable data, where	ever necessary.		200
			0 P
Q 1: Attempt any four questions	s from the following:		(20
a. Explain the function of g	given CPU registers used in Vo MAR, MDR, IR, PC, SP	on Neumann model:	
b. Differentiate between DR	AM and SRAM	5 4 3 2 2 2 2 4 2 4 2 4 2 4 2 2 2 2 3 2 4 4 4 4	
c. Why does a superscalar pa	rocessor use dynamic branch p	rediction? Justify.	
d. Define Micro-operation, I	Microinstruction, Micro-progra	nm, Micro-code.	837
± • • • • • • • • • • • • • • • • • • •	* * * * * * * * * * * * * * * * * * *	on a 4-processor machine and 80% le speedup by applying Amdahl's law.	
	and $= +23$	nm and multiply the following:	
Multiplie	r = - 6		(10
Q2 (b) Explain cache memory n	napping techniques with an exa	ample	(10
Q3(a) Demonstrate the advantage	ges of pipelining and explain va	arious types of pipeline hazards	
and their solutions. G	ive examples	2	(10
Q3(b) Explain in detail hardwire	ed control. Discuss any one me	thod to implement it.	(10)
	nt algorithm also find out page g FIFO and LRU method. Cons 5 3 3 1 2 4 8 5 4		(10
Q 4(b) Explain in detail, differen	nt types of buses and methods	of arbitration.	(10
Q 5(a) Explain in detail, charact	teristics of RISC and CISC		(10
Q 5(b)Explain Flynn's classifica	ation for parallel processing sys	stems.	(10)
Q 6. Write short notes on (any f	our)		(20)
<ul><li>a. IEEE 754 format</li><li>b. PCI bus Architecture</li><li>c. NUMA</li><li>d. Cluster computing</li><li>e. Control sequence for the 6</li></ul>	execution of SUB R1, (R2) inst	truction.	
69041	Page 1 of 1		