Paper / Subject Code: 37201 / BASIC VLSI DESIGN

		200 BX
Note:	1.Question 1 is compulsory.	
	2. Solve any three out of remaining .	
	3.Assume suitable data if necessary	200
	4.Draw proper diagrams	
Q.1. So	olve any four.	
(a) Exp	lain briefly about transfer characteristics of CMOS inverter.	[5]
(b) Des	sign a 4:1 MUX using NMOS transmission gates.	[5]
(c) Imp	element two I/P NOR gate using CMOS inverter and Pseudo NMOS Logic.	[5]
(d) Cor	npare Ripple carry adder with Carry Look Ahead adder.	[5]
(e) Cor	mpare ROM and RAM.	[5]
	Explain different inverter circuits and compare their performance . What is the tof using active load?	[10]
Demor	mpare the full scaling model with constant voltage scaling model for MOSFETS. Instrate clearly the effects of scaling on the device density, speed of the circuit, purposes and current density of the gates	oower [10]
Q.3 (a)	Implement JK FF using Static CMOS. What are other design methods for it?	[10]
(b) Exp	lain Read Write operation of 6-T SRAM cell in detail.	[10]
Q.4 (a)	What is ESD protection? Explain with example.	[10]
(b)Hov	v multiplication operation is carried out? Explain with example.	[10]
Q.5 (a) schem	What is importance of Global and Local clock? Explain different clock distributes?	tion [10]
(b) Wh	at is NOR based ROM and NAND based ROM? Hence explain any one decoder.	[10]
(a) Pro (b) Arr (c) CM	rite short notes on (any three) gramming techniques used for EEPROM ay Multiplier OS latch-up and its prevention erconnect scaling and RC delay	[20]

Page **1** of **1**