Paper / Subject Code: 89361 / Basic VLSI Design

(03 Hours) Total Marks (80 Note: 1) Question No 1 is Compulsory. 2) Answer any three from the remaining questions. 3) Assume suitable data wherever required Q1. Solve **any four** of the following Compare Full Custom and Semi-Custom design. Write short note on Static CMOS Design b. Implement the function $F = \overline{((D + E + A).(B + C))}$ using standard CMOS logic c. Implement 4 X 4 NAND based ROM array. d. Write short notes on Sense Amplifier. Explain Constant Voltage and Constant Field Scaling in detail with their advantages Q2.a (10)and disadvantages. Explain CMOS inverter characteristics mentioning all regions of operation. (10)(10)Q3.a Compare Pass transistor logic, NMOS logic and CMOS logic. Explain read and write operation of 1 T DRAM cell. (10)What are the drawbacks of dynamic CMOS logic? Show the modification in dynamic Q4.a (10)CMOS logic to overcome its drawback. Calculate noise margin of a CMOS inverter with the given parameters: (10)NMOS $V_{TO,n} = 0.6V$, $u_n C_{ox} = 60 \text{ uA/V}^2$, (W/L)n = 8, PMOS $V_{TO,p} = -0.7V$, $u_n C_{ox} = 20 \text{ uA/V}^2$, (W/L)p = 12, $V_{DD} = 3.3 \text{ V}.$ Draw JK flip flop using CMOS and explain the working. Q5.a (10)Draw Carry Look Ahead Adder chain using Dynamic CMOS Logic. b. (10)Solve any 4 out of 5 carry equal marks Q6. (20)Channel Length Modulation Noise Margin Pseudo -n-MOS 4 X 4 Barrel Shifter Flash Memory