

**( 3 Hours )**

**( Total Marks : 80 )**

- N.B.:** 1) **Question No.1** is **compulsory**.  
 2) Attempt **any three** questions from remaining questions.  
 3) **Figures** to the **right** indicate **full marks**.

- |         |   |           |
|---------|---|-----------|
| Q1. (a) | Explain IEEE 754 format for 32 bit numbers  | <b>5</b>  |
| (b)     | How does cache memory improve system performance?   | <b>5</b>  |
| (c)     | Write short notes on nano programming   | <b>5</b>  |
| (d)     | Write short notes on memory hierarchy   | <b>5</b>  |
| Q2. (a) | Explain Booth's algorithm. Solve $6 \times 5$ using Booth's algorithm. 5 is multiplier  | <b>10</b> |
| (b)     | Draw the flowchart for restoring division algorithm. Solve $9 \div 4$ using restoring division algorithm  | <b>10</b> |
| Q3. (a) | What is microprogramming? Draw and explain microprogrammed control unit   | <b>10</b> |
| (b)     | Explain hardwired control unit with a neat diagram. Describe clearly the generation of control signals with examples  | <b>10</b> |
| Q4. (a) | Explain the paging mechanism. State advantages of paging and the importance of the translation lookaside buffer (TLB) in paging.  | <b>10</b> |
| (b)     | Consider a 2-way set associative mapping with block size =16 bytes, cache size=16k main memory size =256k. Design a cache structure and show how the processor address is interpreted.. | <b>10</b> |
| Q5. (a) | State the advantages of pipelining. Explain any two types of pipeline hazards and their solutions.  | <b>10</b> |
| (b)     | What is the necessity of a replacement algorithm? Explain how pages are replaced using LRU and LFU algorithms   | <b>10</b> |
| Q6. (a) | Briefly explain programmed I/O, interrupt driven I/O and DMA  | <b>10</b> |
| (b)     | Explain with examples any five addressing modes of IA32 processors  | <b>10</b> |