	(3 Hours)	[Total Marks: 80]
Note:	1.Question 1 is compulsory.	
	2. Solve any three out of remaining .	
	3. Assume suitable data if necessary	
	4.Draw proper diagrams	\$ 60 4 6 8 9 4 4 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
Q.1. S	olve any four.	
(a) Co	mpare Biploar, NMOS and CMOS technologies (min three po	oints). [05]
(b) De	sign a 2:1 MUX using transmission gates and discuss advanta	ages of use of
	nsmission gate logic.	[05]
(c) Im	plement Y=(A.B)+ (C.D) using Dynamic Logic.	[05]
` '	ompare Ram and ROM.	[05]
(e) Ex	plain clock generation techniques.	
Q.2 (a	) Sketch and explain the general shape of the Transfer charac	teristics of NMOS
	inverter.Compare different types of inverters.	[10]
(b	) Compare the full scaling model with constant voltage scalin	ng model for MOSFETS.
D	emonstrate clearly the effects of scaling on the device density	, speed of the circuit,
po	ower consumption and current density of the gates.	[10]
Q.3 (a	) Implement D flip-flop using Static CMOS. What are other	design methods for it?
(b	) Explain READ and WRITE operation of 6-T SRAM cell in	detail. [10]
Q.4 (a	)What is ESD protection? Explain with example.	[10]
(b	Explain Carry Look Ahead adder and it's advantages.	[10]
Q.5 (a	)What are different clock distribution schemes? Explain conc	cept of Global and Local
- W.	clock.	[10]
(b)	) What are various decoders used in memory structures? Expl	
2000		[10]
O.6. V	Vrite short notes on (any three)	[20]
200	(a) NORA ,Zipper Logic design	
A PA	(b) Flash Memory	
6,7,0	(c) CMOS latch-up and its prevention	
226	7	
	(c) CMOS latch-up and its prevention (d) Sense Amplifier	

77340 Page 1 of 1