	(3 Hou	ırs)	[Total Marks: 80]	Y A
N. B.	: (1) Question No. 1 is compulsory. (2) Attempt any three out of remaining (3) Assume suitable data wherever re-	- XY / X / X		
Q.1	Solve the following (Any four)	27 4 8 8 9 7 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		20
	 A. Explain the usage of Modport in Systems. B. Differentiate between Blocking and North proper example. C. What is verification or test plan. Write D. Differentiate directed testing and rand E. What are the advantages of OOP in Systems. 	Non blocking assignment the test plan for ALU dom testing concepts.		
Q.2	A. Highlight the 4 modelling styles used two half adders.B.	in Verilog. Write Veri	log code for full adder using	ng 10 10
	 i. Declare Dynamic array. Allocate 3 ii. Declare a Queue and initialize it was a position 2. iii. Is Logic datatype in SV 2-state or iv. Create Enumerated data type for a v. Declare 2D array. Display each & 	with 5 string element. In 4- state? How it is diffeall rainbow colours.	erent than wire.	
Q.3	A. Draw the layered test bench diagram	and explain each of blo	cks stating its functionalit	
	B. Create a class called TE_semV that co 3-bit roll_no of logic type student_name of string type 4-bit address of logic type A void function that prints out the i. Initialize address to 4'hF in the 1 ii. Initialize roll_no to 3 and name to name. iii. Use the print function to print out	e value of roll_no, nam st object, passing argur o Sumanto in the 2nd o	e and address nents by name bject, passing arguments t	-
Q.4	A. Explain the concept of randomization	and why it is required	in design verification.	10
	B. What is coverage and cross coverage?			10

Page **1** of **2**

77337

		K. K
Q.5	A. Explain immediate and concurrent assertions in detail.	10
	 B. Write the System Verilog code for the following items: 1) Create a class Exercise1 containing two variables, 8-bit data and 4-bit address. Create a constraint block that keeps address to 3 or 4. 2) Modify the above code for so that: data is always equal to 5 Probability of address = 4'd0 is 10% Probability of address being between [1:14] is 80% Probability of address = 4'd15 is 10% Demonstrate its usage by generating 20 new data and address values and check for errors. 	10 or.
Q.6	A. Explain various Fork Join statements supported in System Verilog with proper examples.B. Write all the methods associated with Events, Semaphores and mailbox. Mention the function of each of the methods and give example?	10 10

77337 Page 2 of 2