(3 hours)			Total Mark	Total Marks: 80	
		N.B.	<ol> <li>Question No. 1 is compulsory</li> <li>Attempt any three questions from remaining five questions</li> <li>Assume suitable data if necessary and justify the assumptions</li> <li>Figures to the right indicate full marks.</li> </ol>		
Q1	A	<ul><li>ii) (23</li><li>iii) (13</li><li>iv) 23</li><li>v) 23</li></ul>	'in to binary A) <sub>16</sub> in to Decimal 35) <sub>8</sub> in to decimal 4 in to BCD in to gray code	05	
	В		a short note on Encoder	05	
	C		rentiate between Hardwired control unit and Micro programmed control unit	05	
	D	Diffei	rentiate between SRAM & DRAM	05	
Q2	A	Draw	the flow chart of Non Restoring division algorithm and Perform $4 \div 2$	10	
	В		in Flynn's classification	10	
Q3	A	Expla	in the instruction cycle with the help of a neat state diagram	10	
	В	Expla	in the various addressing modes	10	
		89			
Q4	A	Using	g booths algorithm perform -5 x -3	10	
A COS	В	Repre forma	esent -786.25 using IEEE 754 standards (both single and double precision at)	10	
Q5	A	Expla	in different memory Mapping Techniques	10	
	В	List &	Explain the Characteristics of Memory	05	
	C	What	do you mean by cache coherence	05	
Q6	A	Draw with it	and explain 4 stage instruction pipelining and briefly describe the hazards associated	10	
	В	Descr	ibe various Bus Arbitration methods	10	

\*\*\*\*\*\*